32bit single precision floating point addition unit(verilog) by offsetcomp
A verilog code for 32bit single precision floating point addition unit. The detail will be provided. (Budget: $30-$250 USD, Jobs: Software Architecture, Verilog / VHDL)
Original post by Freelancer.com - New Projects